SEARCH ENGINEERING RESEARCH PAPERS

digital phase locked loop research papers




Digital phase locked loop
free download

Abstract DPLLs are used widely in communications systems. As a study of these devices, two DPLLs are designed and layed out in a 0.5 um CMOS process. One is has a 30MHz starved inverter VCO, a programmable divider and a phase frequency detector. The

A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy
free download

ABSTRACT In this brief, a systematic design procedure for a second-order all-digital phase- locked loop (PLL) is proposed. The design procedure is based on the analogy between a type-II second-order analog PLL and an all-digital PLL. The all-digital PLL design inherits

Digital phase locked loop with frequency rate feedback
free download

Abstract In a traditional loop at each update interval the frequency of the numerically controlled oscillator (NCO) is set to its new value and this frequency remains unchanged during the integration time. As a result, the continuously changing frequency of the signal

A Digital Phase Locked Loop based System for Nakagami-m fading Channel Model
free download

Abstract The modified structure of a Digital Phase Locked Loop (DPLL) based systems for dealing with Nakagami-m fading is proposed here. The emphasis of the work is to generate input signal under various fading conditions with certain modulation transmitted

Real-time homodyne reception of 40-Gb/s BPSK signal by digital optical phase-locked loop
free download

Abstract We demonstrate real-time homodyne demodulation of a 40-Gb/s BPSK signal by using novel digital optical phase-locked loop with a Costas-loop structure. The optical carrier is locally recovered in the receiver side with a slow-speed digital signal processor

Designing, simulating, and testing an analog phase-locked loop in a digital environment
free download

In designing a phase-locked loop for use on several HP ASICs, the digital portion of an existing phase-locked loop was transferred to a behavioral VHDL description and synthesized. A behavioral model was written for the analog section to allow the ASIC

All Digital Phase Locked Loop Design and Implementation
free download

ABSTRACT An all digital phase locked loop was implemented, in 0.25 micron CMOS technology, by understanding the analog phase locked loop concepts and the digital conversion required to maintain the same functionality. The all digital phase locked loop

0.5 V 160-MHz 260uW all digital phase-locked loop.
free download

Abstract A low power all-digital phase locked-loop (ADPLL) in a 0.13 um CMOS process is presented. The pulse-based digitally controlled oscillator (PB-DCO) performs a high resolution and wide range. The locking time of ADPLL is less then 32 reference clock

Intermittency in a digital phase locked loop
free download

In its route to chaos a system may shows back and forth switching between apparently regular behavior and chaotic behavior. This switching occurs even though the control parameters remain constant and no significant external noise is present. This

Extended Kalman filtering and phase detector modeling for a digital phase-locked loop
free download

ABSTRACT The realization of a digital phase-locked loop (DPLL) requires to choose a suitable phase detector and to design an appropriate loop filter; these tasks are commonly nontrivial in most applications. In this paper, the phase detector is examined, and a simple model is

A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
free download

Abstract This paper presents a method which can estimate frequency, phase and power of received signal corrupted with additive white Gaussian noise (AWGN) in large frequency offset environment. Proposed method consists of two loops, each loop is similar to a

Digital noise emulator for characterization of phase-locked-loop systems exposed to substrate noise
free download

Abstract There are more and more System-on-a-Chip (SoC) products available these days. However, in SoC applications it is always a challenge to integrate sensitive components with noisy digital blocks on the same chip. The results of our research indicate there are

An on-chip all-digital measurement circuit to characterize phase-locked loop response in 45-nm SOI.
free download

An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI Dennis Fischette,

A Low Power and Small Die-Size Phase-Locked Loop Circuit Using Semi-Digital Storage
free download

(PLL) requires an external capacitor and a large on-chip ripple capacitor. A new PLL architecture is proposed in this paper, which replaces the large external capacitor in the loop filter by semi-digital storage cells. PVT compensation is achieved using the information

A 13.56 MHz Radio Frequency Identification Transponder Analog Front End Using a Dynamically Enabled Digital Phase Locked Loop
free download

The analog front end (AFE) of a radio frequency identification transponder using the ISO 14443 type A standard with a 100% amplitude shift keying (ASK) modulation is proposed in this paper and verified by circuit simulations and measurements. This AFE circuit, using a

Digital Phase Locked Loop Based Carrier Recovery System for Rayleigh and Rician Channels
free download

ABSTRACT Bit Error Rate (BER) performance of the modified structure of a Digital Phase Locked Loop (DPLL) based system for dealing with Rayleigh and Rician fading for different numbers of paths with coded and un-coded channel is presented here. The performance

Using digital Phase-Locked Loop (PLL) technique for assessment of periodic body movement patterns on a mobile phone
free download

Abstract This paper applies digital PLL (Phase-locked loop) approach to the body movement classification problem. PLLs have been used efficiently in telecommunication to retrieve modulated signals from the background noise. Acceleration sensor signal

Design and Implementation of Low Ripple Low Power Digital Phase-Locked Loop
free download

Abstract We propose a phase-locked loop (PLL) architecture which reduces double frequency ripple without increasing the order of loop filter. Proposed architecture uses quadrature numerically–controlled oscillator (NCO) to provide two output signals with

Modeling and Characterization of All-Digital Phase-Locked Loop
free download



Design of an all-digital phase-locked loop which can adaptively track frequency variation in a wide range
free download

Abstract Traditional all digital phase-locked loops (ADPLLs) often show defects of narrow frequency tracking range and poor versatility, ie it can only track frequency of input signals in a narrow range, and once the input signal frequency exceed this bound, the loop can't be

Noise Performances of Quick Response Second Order Digital Phase Locked Loop
free download

ABSTRACT A new structure of second order digital phase locked loop (DPLL) called quick response second order DPLL (QRSODPLL) was proposed by the author in recent past [12, 13]. The noise performances for both conventional DPLL and the proposed QRSO-DPLL

A NEW DYNAMIC GAIN CONTROLLED SPEED ENHANCED DIGITAL PHASE-LOCKED LOOP
free download

Abstract A dynamic gain modification algorithm of a class of DPLLs has been proposed to improve its transient characteristics and tracking behavior. Instead of taking a time invariant gain, the gain of the loop digital filter is made a function of the sampled value of

DESIGN OF ALL DIGITAL PHASE LOCKED LOOP (D-PLL) WITH FAST ACQUISITION TIME
free download

Abstract A Digital PLL is designed with improved acquisition time and power efficiency. The implemented D-PLL can operate from 6.54 MHz to 105MHz with a power dissipation of is 7.763 µW (at 210MHz) with 1.2 V supply voltage. The D-PLL is synthesized using cadence

Digital phase-locked loop and its realization
free download

ABSTRACT The realization of a digital phase-locked loop (DPLL) requires to choose a suitable phase detector and to design an appropriate loop filter; these tasks are commonly nontrivial in most applications. In this paper, the DPLL system is first formulated as a state estimation

Design and Implementation of a Hybrid Digital Phase-Locked Loop With a TMS320C25 An Application to a Transponder Receiver Breadboard
free download

HG Yeh, TM Nguyen In its The Telecommunications and Data 1994 ipnpr.jpl.nasa.gov Design, modeling, analysis, and simulation of a phase-locked loop (PLL) with a digital loop niter are presented in this article. A TMS320C25 digital signal processor (DSP) is used to implement this digital loop filter. In order to keep the compatibility, the main design goal

A Low-Power All-Digital Phase-Locked Loop Using Binary Frequency Searching
free download

ABSTRACT We propose a low power ADPLL (All-digital phase-locked loop) by using a controller which employs a binary frequency searching method in this paper. Glitch hazards and timing violations which occurred very often in the prior ADPLL designs are avoided by

Improved performance of a digital phase-locked loop combined with a frequency/frequency-rate estimator
free download

When a digital phase-locked loop with a long loop update time tracks a signal with high doppler, the demodulation losses due to frequency mismatch can become very o, _,,, j uf these' _,, r 7 losses is t_.. for the. i.. iJH_pr..

DESIGN AND FREQUENCY RESPONSE OF DIGITAL PHASE LOCKED LOOP (DPLL) USING SIMULINK
free download

ABSTRACT Design and simulation of Digital PLL has been illustrated in this paper. The Digital PLL is given signal of 400 MHz to 900 MHz in the UNII (Unlicensed National Information Infrastructure) lower band which is used by IEEE 802.11 (a). All the Digital PLL blocks are

A Low Voltage Subthreshold All Digital Phase Locked Loop for Ultra Low Power Biomedical Microsystems
free download



High speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques
free download

ABSTRACT DPLLs are used widely in communications systems like radio, telecommunications, computers and other electronic applications. Digital PLLs are a type of PLL used to synchronize digital signals. While DPLLs input and outputs are typically all

All digital phase-locked loop: concepts, design and appcaons
free download

ABSTRACT The concepts of an all digital phaselocked loop (DPLL), which contains a purely digital phase detector, loop lter and voltagecontrolled oscillator, are explained. A second order DPLL is considered and analysed using the Z-transform technique. Implementation

A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Oscillator
free download

Abstract This paper analyzes and designs a second order digital phase-locked loop (DPLL), and presents low power architecture for DPLL. The proposed architecture reduces the high power consumption of conventional DPLL, which results from using a read only memory (

Verifying Global Convergence for a Digital Phase-Locked Loop
free download

ABSTRACT We present a verification of a digital phase-locked loop (PLL) using the SpaceEx hybrid-systems tool. In particular, we establish global convergence–from any initial state the PLL eventually reaches a state of phase and frequency lock. Having shown that the PLL

CMOS Digital-Phase-Locked-Loop for 1 Gbit/s Clock Recovery Circuit
free download

Abstract The proposed DPLL for 1GHz clock recovery application has been designed and simulated using LT spice 50nm CMOS process. Two simulations, one with alternate strings of ones and zeros and another with strings of seven zeros followed by one (NRZ

New high-speed All-Digital Phase-Locked Loop and Bit Detector for optical recording
free download

This document is the final report of my graduation project, which is realised in cooperation with NJHM van Beurden. This graduation period is the last part of my academical study at the Technical University of Eindhoven and is carried out within the Philips Research

Digital phase-locked loop speed control for a brushless dc motor
free download

Abstract Speed control of dc motors by phase-locked loops (PLL) is becoming increasingly popular. Primary interest has been in employing PLL for constant speed control. This thesis investigates the theory and techniques of digital PLL to speed control of a

An Implementation of all Digital FM Receiver using Phase Locked Loop
free download

ABSTRACT The FM (Frequency Modulation) is one of very famous wireless communication method. Carrier frequency is modulated according to the strength of analog signal such as Voice. In this paper, the authors proposed an algorithm to detect" Frequency Deviation".

An Analog/Digital Hybrid Phase-Locked Loop Circuit having Optimum Loop Dynamics over Wide Frequency Range
free download

Phase-locked loops (PLLs) are used to generate clock signals that are phase-locked by the external input signals, such as reference clock signals. They are essential in various fields including communications, controls, instrumentations, sensors and systemon-chips (SoCs

A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling
free download

ABSTRACT All-Digital Phase-Locked Loop (ADPLL) for digital system clock generation is widely studied to replace the traditional analog PLL as the process technology enters the nanometer regime. Numerous researches have been performed to reduce the frequency/

An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
free download

ABSTRACT An all-digital phase-locked loop that achieves fast acquisition and low jitter was developed for high-speed clock generation. By employing a time-to-digital converter (TDC), the frequency difference is precisely measured and converted to the control word of the

Performance Evaluation of the Hilbert Transform Based Digital Phase-Locked Loop
free download

Abstract Multiplier free Digital Phase-Locked Loop (DPLL) based on Hilbert transform has been analyzed in this paper. The performance of this DPLL when applied as FM demodulator is evaluated in relation to the DPLL with Multiplier based Phase Detector (

Digital Phase-Locked Loop (DPLL) Reference Design
free download

Many applications require a clock signal to be synchronous, phase-locked, or derived from another signal, such as a data signal or another clock. This type of clock circuit is important in many communications or audio video applications to keep data

ALL Digital Phase-Locked Loop (ADPLL): A Survey
free download

ABSTRACT ADPLL is contributing great role in advancement in control system and digital communication since 1980. Design of ADPLL with integrated circuit (IC) techniques has made ADPLL very important component. ADPLL is still continuing to give better results.

Low Jitter Circuits in Digital System using Phase Locked Loop
free download

ABSTRACT It is important to eliminate noise at the early stages of communication systems. The Phase-Locked Loop (PLL) is designed to simplify different tasks such as clock recovery, data retiming, frequency translation and clock smoothing applications. The output signal

DIGITAL PHASE LOCKED LOOP PROJECT FOR RADIO RECEPTOR APPLICATION
free download

Abstract This paper describes the development of a DPLL-Digital Phase Locked Loop, with the main blocks: PFD-Phase and Frequency Detector, Loop Filter, VCO-Voltage Controlled Oscillator and a 4-bit Frequency Divider. The system was fully developed on

An All Digital Phase Locked Loop with High-Resolution Tuning-Frequency Using Accumulator-Type Digital Controlled Oscillator
free download

ABSTRACT Phase Locked Loop (PLL) is used in digital electronic circuits to generate an output signal synchronized with a reference or input signal in frequency and in phase. In an all digital PLL (ADPLL) design, the Digital Controlled Oscillator (DCO) plays an important role

A Frequency Synthesis of All Digital Phase Locked Loop
free download

ABSTRACT All Digital Phase locked loops (ADPLL) plays a major role in System on Chips (SoC). Many EDA tools are used to design such complicated ADPLLs. It operates on two modes such as frequency acquisition mode and phase acquisition mode. Frequency

Design of General Order Digital Phase Locked Loop
free download

ABSTRACT This paper presents an analysis of a novel structure proposed for the conventional digital phase locked loop (DPLL) which includes a modified phase detector, whose output varies linearly proportional to the phase difference angle of its two input signals ranging

All-Digital Phase Locked Loop for Bluetooth Low Energy Transmitters
free download

ABSTRACT This paper presents a low power ADPLL architecture in CMOS 130nm for the Bluetooth LE standard. It uses direct modulation of the Digitally Controlled Oscillator (DCO), taking advantage of its very low frequency drift. The ADPLL is opened during the

Digital Phase-Locked Loop Based on FIR Filters
free download

(DPLL) is proposed based on finite impulse response (FIR) filters. The proposed DPLL is more robust to incorrect noise information than the existing DPLL using fixed gain. We show the effectiveness of the proposed DPLL via a numerical example. Keywords Finite

Clock synthesizer design with analog and digital phase locked loop
free download

ABSTRACT As process technology has aggresively scaled, the demand for fast, robust computing has grown tremendously. With the rise of large scale data centers to handhold mobile devices, the desire for faster, low-power integrated inter-IC communication

A Low Complexity Digital Phase-locked Loop Based Frequency Synthesizer
free download

Abstract This dissertation presents a proposed low-complexity digital PLL and a digitallycontrolled oscillator with an enhanced frequency resolution for frequency synthesis applications. The basic operation of the conventional PLL-based frequency synthesizers

A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage
free download

Phase-Locked Loop (PLL) is one of the most important synchronizing circuits used in transceivers, communication systems, etc. Conventional digital PLL (DPLL) should be modified to achieve fast locking. Different techniques have been used to obtain fast

Digital Phase Locked Loop Induction Motor Speed Controller: Design and Experiments
free download

Abstract Phase locked loop (PLL) is a technique which has contributed significantly toward the technology advancement in communication and motor servo control systems. Inventions in PLL schemes combining with novel integrated circuit have made PLL devices important

Smart Electric Valve Controller Based on All Digital Phase-Locked Loop
free download

ABSTRACT Electric valve has been applied to various occasions and domains. In some adverse environments where such defects of traditional control system as low efficiency and poor safety have been exposed, optical encoder is adopted to detect the motor's angular

A Digital Frequency Synthesizer Using Phase Locked Loop Technique
free download

Abstract Phase Locked Loops are used in almost every communication system. Some of its uses include recovering clock from digital data signals, performing frequency, phase modulation and demodulation, recovering the carrier from satellite transmission signals

Wide Range, Low Jitter Delay-locked Loop Using a Graduated Digital Delay Line and PhaseInterpolator
free download

Abstract High-speed synchronous integrated circuits (ICs), such as microprocessors and memories, require clock signals to be tightly aligned for proper operation. Clock synchronization circuits are essential to eliminate clock skew across all process, voltage


FREE ENGINEERING RESEARCH PAPERS